Figure 10: Ultra DMA Data-Out Burst Device Pause Timing
Notes:
1.
2.
The device may negate DMARQ to request termination of the Ultra DMA burst no sooner than tRP after
-DDMARDY is negated.
After negating -DDMARDY, the device may receive zero, one, two, or three more data words from the host.
6.3.2.4.9 Device Terminating an Ultra DMA Data-Out Burst
The device terminates an Ultra DMA Data-Out burst by following the steps lettered below. The timing
diagram for the operation is shown in Figure 11: Ultra DMA Data-Out Burst Device Termination Timing. The
timing parameters are specified in Table 22: Ultra DMA Data Burst Timing Requirements and are described in
The following steps shall occur in the order they are listed unless otherwise specifically allowed:
a) The device shall not initiate Ultra DMA burst termination until at least one data word of an Ultra
DMA burst has been transferred.
b) The device shall initiate Ultra DMA burst termination by negating -DDMARDY.
c) The host shall stop generating an HSTROBE edges within t RFS of the device negating -DDMARDY.
d) If the device negates -DDMARDY within t SR after the host has generated an HSTROBE edge, then the
device shall be prepared to receive zero or one additional data words. If the device negates -
DDMARDY greater than t SR after the host has generated anHSTROBE edge, then the device shall be
prepared to receive zero, one or two additional data words. The additional data words are a result
of cable round trip delay and t RFS timing for the host.
e) The device shall negate DMARQ no sooner than t RP after negating -DDMARDY. The device shall not
assert DMARQ again until after the Ultra DMA burst is terminated.
f)
The host shall assert STOP within t LI after the device has negated DMARQ. The host shall not negate
STOP again until after the Ultra DMA burst is terminated.
g) If HSTROBE is negated, the host shall assert HSTROBE within t LI after the device has negated DMARQ.
No data shall be transferred during this assertion. The device shall ignore this transition of HSTROBE.
HSTROBE shall remain asserted until the Ultra DMA burst is terminated.
h) The host shall place the result of its CRC calculation on D[15:00] (see 6.3.2.5 ).
i)
j)
The host shall negate -DMACK no sooner than t MLI after the host has asserted HSTROBE and STOP and
the device has negated DMARQ and -DDMARDY, and no sooner than t DVS after placing the result of its
CRC calculation on D[15:00].
The device shall latch the host’s CRC data from D[15:00] on the negating edge of -DMACK.
k) The device shall compare the CRC data received from the host with the results of its own CRC
calculation. If a miscompare error occurs during one or more Ultra DMA bursts for any one
command.
Swissbit AG
Industriestrasse 4
Swissbit reserves the right to change products or specifications without notice.
Revision: 1.00
CH-9552 Bronschhofen
Switzerland
www.swissbit.com
industrial@swissbit.com
P-120_data_sheet_PA-QxBO_Rev100.doc
Page 27 of 76
相关PDF资料
SFPK-SL CONN SFP CAGE
SFSA16GBV1BR4TO-I-QT-226-STD FLASH SLC UDMA/MDMA/PIO 16GB
SFSA32GBQ1BR8TO-I-QT-226-STD FLASH SLC UDMA/MDMA/PIO 32GB
SFSA32GBU1BR4TO-I-NC-216-STD FLASH X-200M SLC MSATA 32GB
SFSA32GBV1BR4TO-I-NC-216-STD FLASH X-200S SLC SLIM SATA 32GB
SFSA64GBQ1BR8TO-I-NC-216-STD FLASH SSD UDMA IND 2.5" 64GB
SFSO4404NR FEMALE SCREWLOCK 4-40 .197"
SFW22R-1STE1 SFW22R-1STE1-FFC/FPC CONN
相关代理商/技术参数
SFPA32GBQ1BO8TO-I-QT-243-STD 制造商:SWISSBIT NA INC 功能描述:FLASH
SFPA36AT0250 制造商:General Electric Company 功能描述:SFP 3P 600V 250A
SFPA4096Q1BO2TO-C-DT-243-STD 制造商:SWISSBIT NA INC 功能描述:FLASH
SFPA4096Q1BO2TO-I-DT-223-STD 功能描述:FLASH SSD SMART UDMA 2.5" 4GB RoHS:是 类别:计算机,办公室 - 元件,配件 >> 固态硬盘驱动器 系列:P-120 标准包装:1 系列:- 存储容量:64GB 存储器类型:闪存 - NAND 其它名称:VL 64 GB SSHD KITVL64GBSSHDKIT
SFPA4096Q1BO2TO-I-DT-243-STD 制造商:SWISSBIT NA INC 功能描述:FLASH
SFPA-53 制造商:未知厂家 制造商全称:未知厂家 功能描述:Schottky Barrier Diodes
SFPA-63 制造商:SANKEN 制造商全称:Sanken electric 功能描述:Schottky Barrier Diodes (Surface Mount) 30V
SFPA-73 制造商:未知厂家 制造商全称:未知厂家 功能描述:Schottky Barrier Diodes